I checked your answer, but it doesn't. DAC file cannot be loaded. There is no further progress in the message in the attached picture. Is there any other workaround? Please help.
When I run Feflow and open the DAC file, an error message occurs.
Array length mismatch (# of diagram timesteps)!
Should I re-simulate it? Please tell me how to fix it.